Globalizing Sales & Technical Support™ 

Home Feedback About US Contents

DOCEA Power


Teklatech Legend Design IP Cores Satin DOCEA Power DeFacTo Polyteda

 

 
Peak Current Reduction
Reduce Noise and EMI
Library Modeling & Characterization Encryption, Compression, & Communication Cores Fact-Based Design Quality Monitoring Power and Thermal Analysis RTL Level
Design For Test
Physical Verification
DRC & LVS

 

 

 

 

             View "Aceplorer Power and Thermal Modeling", Ridha Hamza     www.doceapower.com

Aceplorer

Aceplorer : a unique solution for maximizing power consumption saving

power management softare

DOCEA Power provides with Aceplorer the first electronic system level (ESL) solution for the modelling, exploration and optimization of power and thermal behaviour of any electronic systems architecture.

The solution answers the needs of system architects in charge of power optimization of on-chip (SoCs, SiPs, FPGAs, ASICs) or on-board (embedded systems) designs. Aceplorer allows the modelling of heterogeneous systems, with any mix of digital, analog or mixed signal blocks, and with different levels of models complexity. The result is a larger exploration of the design space for the best low power implementation strategy, which can take into account the embedded software impact on the design power consumption.

Aceplorer use

  • Architecture and low power strategies exploration, use case profiling
  • System dimensioning
  • Power aware embedded software development
  • Power driven hardware and software partitioning
  • Early power and thermal distribution estimation for temperature sensitive designs
  • Early Analysis of risks (e.g. power budget, peak temperature, IR drops, thermal runaways)
  • Making decision support for process technology, packaging or cooling system selection
  • Export and support of power intent format, UPF
More about Aceplorer use

 

 schema Aceplorer

Benefits

Gain of productivity :

  • Few days of development and maintenance compared to several months with the spreadsheet approach
  • Automated exploration of low power strategies to select the most efficient architecture
  • Collaborative work, model reuse and know-how capitalization
  • Graphical tools, scripts, batch mode design space exploration, model checker to assist and secure model development

Secure and optimize design :

  • Very fast simulation allowing large design space exploration and what-if analysis
  • Modelling uncertainties and interdependencies between parameters leads to more reliable prediction than traditional approach
  • Exploring the impact of embedded software on power consumption at the architectural level
  • Assessing risks that may cause design failures or threaten reliability with thermal simulation and IR-drop analysis

Earlier decision making for reducing time to market :

  • Quickly identify at architecture level where design efforts will focus on
  • Assess power management strategies and IP/IC before implementing them
  • Automatically generate analysis reports, specifications and UPF code for implementation teams
Get Aceplorer datasheet
Demand a demonstration
Download Aceplorer technical note

 

aceplorer2  aceplorer3  aceplorer1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 


For More Information Contact:

EDATechForce, LLC
1290 Oakmead Parkway, Suite 101, Sunnyvale, CA 94085
Tel: (408) 735-7205
Email:
sales@edatechforce.com

 

Home ] Feedback ] About US ] Contents ]

Send mail to web@edatechforce.com with questions or comments about this web site.
Copyright © 2010 EDATechForce, LLC. All Rights Reserved.
Last modified: 08/06/10